


Developments in the security of energy management modules against remote fault injection attacks



Projet ANR JCJC CoPhyTEE

Sécurisation de systèmes sur puce à base d'architecture open-source contre des attaques physiques réalisées à distance basées sur l'énergie
ANR-23-CE39-0003-01



Gwenn Le Gonidec (IETR)

Maria Méndez Real (Lab-STICC, UBS)

Guillaume Bouffard (ANSSI)

Jean-Christophe Prévotet (IETR, INSA Rennes)

owen.le-gonidec@insa-rennes.fr



Université
Bretagne Sud

Lab-STICC

INSA
RENNES

Nantes
Université

Context

Secure Element

- Simple system
- **Small attack surface**



Complex Systems (SoCs, servers, etc.)


- Heterogen, versatile and powerful
→ Balance between performance, power constraints and security
- **Large attack surface** (software and hardware)

Securing third-party programs

→ **Trusted Execution Environments (TEEs)**
(e.g., Arm Trustzone, Intel SGX)

Many devices and applications rely on TEEs:

- Servers (confidential cloud computing)
- Applicative SoCs and commodity devices (biometry, DRMs, etc.)



Software-induced hardware attacks emerge from the complexity of the host system.

- Hardware attack methods
- Software attack
→ **Mass remote exploitation** is possible


Power-management-based attacks



Attacker model




- **Software attacker**, high privilege (controls drivers)
- Target: trusted application executed on the same applicative multicore CPU



Attack

- Through energy management mechanisms, the attacker controls the CPU's **frequency & voltage**

→ Clock / Voltage glitch




Re-printed from ⁽¹⁾

¹ Mahmoud *et al.*, DFAulted: Analyzing and Exploiting CPU Software Faults Caused by FPGA-Driven Undervolting Attacks, *IEEE Access*, vol. 10, 2022.

IETR Energy management mechanisms

DVFS (Dynamic Voltage and Frequency Scaling)



First attack: CLKScrew (2017)

→ Many similar attacks have been published¹⁻⁵

- New target platforms
- New attack scenarios

Vulnerable platforms and TEEs

- A wide range of Arm **Trustzone**-based SoCs ^{1,2}
- Intel CPUs protected by **SGX** ^{4,5} (Skylake)

Main fault model: The **result** of some operations is faulted (multiplications, vector operations, encryption)

Compromised security properties

Confidentiality

→ Cipher keys stored in the TEE extracted using DFA^{1,2,4}

Integrity

→ Out-of-Bounds memory access provoked⁴

Authenticity

→ Forcefully launched ill-signed programs in the TEE^{1,2}

Availability

→ Denial-of-Service attacks³

¹Tang *et al.*, CLKSCREW: Exposing the Perils of Security-Oblivious Energy Management, *USENIX Security 17*, 2017.



²Qiu *et al.*, VoltJockey: Breaching TrustZone by Software-Controlled Voltage Manipulation over Multi-core Frequencies, *AsianHOST*, 2019.

³Noubir *et al.*, Towards Malicious Exploitation of Energy Management Mechanisms, *DATE 2020*.



⁴Murdock *et al.*, Plundervolt: Software-based Fault Injection Attacks against Intel SGX, *IEEE Symposium on Security and Privacy (SP)*, 2020.

⁵Kenjar *et al.*, VOLTpwn: Attacking x86 Processor Integrity from Software, *USENIX Security 20*, 2020.

Voltage regulators can be imprecise




Timing accuracy




Re-printed from: Juffinger *et al.*, SUIT: Secure Undervolting with Instruction Traps, 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024

IETR Potential evolutions

- Combination with other attacks
- **Power management hardware evolution**



- New ways to manipulate voltage and frequency



Countermeasures




Université
Bretagne Sud

ubs:
Lab-STICC

INSA
RENNES


Nantes
Université



Prevent malicious use of power management mechanisms by the attacker


Strengthen the hardware against voltage & frequency variations

Make trusted programs robust against fault attacks




→ Intel/Arm approach: prevent software from accessing voltage regulators

- Impact on power management mechanisms?
- Other ways to manipulate voltage (e.g. FPGA-to-CPU attack)



→ Use of a coprocessor to control voltage/frequency change requests


- Cost and energy consumption of the component




→ Increase the latency of frequently faulted instructions

- Requires hardware modifications to the CPU
- Impact on performances

Re-printed from Liang *et al.*, ReVIVAL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency, 2008 International Symposium on Computer Architecture





- Well-known methods: redundancy, infection, error detection codes, etc.¹
- Identify vulnerable code sections²
- Insert new instructions to protect against attacks³
 - Heavy impact on performances
 - Useful against other fault injection attacks

¹ Tao *et al.*, Software Countermeasures against DVFS fault Attack for AES, *10th International Conference on Dependable Systems and Their Applications (DSA)*, 2023.

² Zhang *et al.*, iATPG: Instruction-level Automatic Test Program Generation for Vulnerabilities under DVFS attack, *IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)*, 2019

³ Kogler *et al.*, Minefield: A Software-only Protection for SGX Enclaves against DVFS Attacks, *31st USENIX Security Symposium (USENIX Security 22)*, 2023

Conclusions

DVFS attacks: an important threat

- Wide range of vulnerable applications and devices
- Software attack → remote and mass exploitation
- Many possible evolutions
 - Impact of the evolution of power management mechanisms on the attack surface?
 - What are the other ways to control voltage & frequency?

Prospects for countermeasures

- Arm Trustzone, Intel SGX: limited and specific countermeasures
 - How to design TEE implementations that are fundamentally secure against software-induced hardware attacks?
- RISC-V TEEs are an opportunity

Survey article

Do not Trust Power Management: A Survey on Internal Energy-based Attacks Circumventing Trusted Execution Environments Security Properties

(Pre-print available on arXiv:

<https://doi.org/10.48550/arXiv.2405.15537>)

Thanks for your attention!



Université
Bretagne Sud

Lab-STICC

INSA
RENNES

Nantes
Université